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Abstract 
Test data compression is a major scenario in all system-on-a-chip (SOC) designs for reducing the 
volume of the test data. The volume of the test data directly affects the cost of SOC design. Many 
compression techniques have been proposed to achieve better compression. Although all the techniques 
, it is not able 
this paper a new compression technique is proposed to achieve higher compression for test data having 
larger number of specified values by reducing the size of the control code. In this method the length of the 
control code is significantly reduced. The proposed technique is applied on I its 
and its results are compared with existing method.  
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1. Introduction 
 
Size and complexity of Integrated Circuits M In each and every one 
ize is getting 
robust design. Many physical and analytical defects may occur during fabrication. This result is to test the 
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design after manufacturing. Due to increased size and complexity the volume of the test data gets 
increased and leads to face several difficult test challenges. The system which analyses the circuit 
response for all possible inputs whether it is working correctly after manufacturing is called testing. But 
recent advances in process technology made many functions that are crammed into a single chip. This 
leads to make the testing process more complex. It needs huge volume of test data to test the entire chip.  
But the huge volume of test data leads to increasing testing time and area. So the test data compression is 
mandatory for such cases.  
 
Test data compression gathers all the attention of the SOC designers to make their chip time to market. 
Many test data compression techniques have been proposed so far to reduce the test data volume and 
improve the transmission efficiency between the Automatic Test Equipment (ATE) and SOC. The 
compression technique is used to condense the test data and is stored in ATE memory. Through the test 
channels the compressed data are transferred to SOC. An on-chip decoder is used to retrieve the original 
test data without any loss and is scanned serially. 
 
2.  Previous Works 
 
Many researches are done on test data compression by many researchers. As a result many techniques 
were evolved. All the test data compression techniques fall into any one of this category: Code-based 
schemes, Linear-decompression-based schemes and Broadcast-scan-based schemes.  Code-based scheme 
compression involves partitioning the original test data into symbols and replacing it by a codeword 
according to its specific property to encode the data. In the decompression area the decoder simply 
replace the codeword by the specific symbols [1]. Based on encoding runs, a variable-to-variable length 
compression technique is called Multi-Dimensional Pattern Run-length Codes (MDPRC) [2] which 
divides the test vector into number of sequences. The compatible patterns can be given by a codeword 
where number of pattern runs and pattern length is encoded. The Multi-dimensional pattern may vary 
from one-dimensional to three-dimensional-PRC. The 2.5-dimensional-PRC gives more compression of 
test vectors. 
 
 A block merging technique [3] is used to merge many consecutive test blocks to reduce the test data 
volume. To minimize the test time a fast and high throughput method is proposed in Pattern Run Length 
coding (PRL). It gives data-independent schemes which compress the consecutive patterns in an 
innovative manner with simple decompression architecture [4]. A shortest average codeword length can 
be given by Huffman coding [5] with a disadvantage of larger decoder size. 
 
A cyclic shift compression with multiple scan chains will fully reduce the test time. On the other hand 
it gives very less compression ratio with higher hardware overhead [6]. By using selective test pattern 
compression, by skipping the switching activity for longer scan chains, it is possible to reduce the test 
power and test data volume as given in [7]. By using efficient bitmask and dictionary selection methods 
the testing time and memory can be reduced by creating a maximum matching among the patterns and 
with the account of bitmask compression, a selective compression technique is developed without any 
additional decompression penalty [8].  
 
The test vectors generated by ATE can be divided into number of sequences. Each sequence can be 
compared and merged with the adjacent one. Depending upon the number of runs a control code can be 
encoded [2]. This method gives more compression when the test vectors have less number of known bits. 
If the known bits are more and more  able to merge it. If none of the sequence can be merged then 
it has to be denoting it by separate control code for each sequence. With the addition of the control code 
the length of the compressed sequence is larger than the original sequence. In this paper the size of the 
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control code which can be reduced for those test vectors have no possibility for merging any sequence. So 
the length of the compressed sequence is considerably reduced. 
 
3. Proposed Method 
 
Initially the test pattern generated by ATE can be divided into number of blocks as shown in Table 1. 
For example TP1, TP2, TP3 is considered as test patterns and divided into four blocks as B1, B2, B3 and 
B4. Final code considered as the combination of Codeword (C) with Encoded Pattern (E). The first two 
blocks can be compared bit-by-bit. After comparing, the two blocks can be merged when there is no 
transition between the two bits during comparison. The merged output is then compared with next block 
and the process of merging is going on till any transition occurs. At last a control code can be encoded 
which denotes the number of blocks merged. If a transition occurs the merging process should be stopped 
before the block where the transition occur and the corresponding codeword should be generated. Then a 
new process of merging is started from the next two blocks is shown in Table. 1.  
 
Table. 1. Actual Compression in existing method of MDPRC [2]. 
 
 
The test vectors having larger number of unspecified values (X in 
less. At certain instances there is no possibility for merging of sequences. At this situation for every 
sequence, a separate control code has to be generated. As a result, the size of the compressed sequence is 
larger than the normal sequence. So the overall compression ratio is getting reduced in existing method. 
 
Table. 2. Proposed Compression Technique 
 
 
In Table. 1, the test pattern (TP3) has more specified bits and it cannot able to compress. The size of 
TP3 is 16-bits and its compressed codeword has the size of 24-bits. This is because none of the block is 
merged. So each block encodes a 2-bit control code. So the compressed sequence has 8-bits more than the 
original data. In this situation it is possible to reduce the 8-bit control code into 3-bit control code. A 
Special control code (SC) 
blocks are merged. So the final codeword for the uncompressed pattern has a SC followed by original 
Test Patterns Test Patterns Divided into Blocks (B =4) 
Control Code length = 2 (00, 01, 10, 11) 
Final Codeword 
(Codeword= C + E; 
C= Control Code, 
E= Encoded Pattern)  
 B1            B2             B3              B4 C         E C         E C        E C        E 
(TP1)1XXXX0011X0XX001 1XXX X001 1X0X X001    11   1001 
(TP2)XXXX0010X0X0001 1XXX X001 0X0X 0001   01   1001 01   0001 
(TP3)1X00XX01X0111100 1X00 XX01 X011 1100 00   1X00 00     XX01 00   X011 00   1100 
Test Pattern Codeword using normal Control Code 
(Codeword= C + E) 
C= Control Code 
E= Encoded Pattern 
 
Codeword using  
Special Control Code (SC) 
     (Codeword= SC + E) 
 
 C         E C         E C        E C        E  SC                     E 
(TP3)1X00XX01X0111100 00   1X00 00     XX01 00   X011 00   1100 000   1X00XX01X0111100 
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sequence (TP3 or E) is given in Table. 2. The size of the codeword using normal control code has 24-bits. 
But the size of the codeword using special control code has the compressed size of 19-bits. Totally 5-bits 
can be reduced in the above example.  
 
4. Experimental Results 
 
The above compression technique has been experimented in -
bit control code and 8 blocks are taken, which means that the test patterns can be divided into 8-blocks 
and the process of comparison and merging can be done. Table.3 show the number of bits reduced from 
the normal compression in MDPRC for the benchmark circuits. It is possible to modify or reduce the size 
of the control code when none of the blocks are compressed. Fig. 1 shows the comparison between 
MDPRC and proposed compression technique. The X-axis scales the various benchmark circuits, while 
Y-axis scales the number of bits. By an average of 3% to 9% of compression can be obtained for the 
various benchmark circuits when no blocks are compressed. 
 
Table. 3. Proposed Compression Ratio 
 
Benchmark Circuits Size of the Codeword of 
MDPRC [2] 
(None of the blocks are 
compressed) 
No. of bits compressed 
by the Proposed 
Method 
Size of the Codeword 
by the Proposed method 
(None of the blocks are 
compressed) 
% of compression 
(None of the blocks 
are compressed) 
 
S5378 2618 231 2387 8.82 
S9234 10027 777 9250 7.74 
S13207 16652 483 16169 2.9 
S15850 15240 504 14736 3.30 
 
 
 
 
 
Fig. 1. Compression between MDPRC and Proposed Method 
 
5. Conclusion 
Most of the compression techniques give more compression ratio when the unspecified bits are higher. 
It is not possible to achieve better compression when known bits are higher, because the codeword size is 
0
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comparatively larger than the size of the original sequence due to larger number of control codes. This 
method is intensively proposed to reduce the size of the control code to achieve better compression by 
using proposed special control code method. 
benchmark circuits and its results are verified. The results clearly proved that the proposed method 
reduces the size of the control code by the factor of 3% to 9% and a better compression is achieved.  
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